



129366, . , . , .7, 502. / : (495) 510-32-55, e-mail: integral@bst.ru

« » 1, 2 (2008).

http://www.nanometer.ru/2008/02/08/nanoelektronika_5900.html

.. , ..

, . ,

() -

1 .

(. , ,

)

1.

1965 . [1],

« - », ()

« - » [2].

(Nanoelectronics Research Initiative (NRI

[3], National Nanotechnology Initiative (NNI), DARPA, Air Force Research Laboratory, Office Naval Research, NFS

). [3]

NRI- ,

(«...country which finds the next logic switch

first will undoubtedly lead the Nanoelectronics era, the same way the U.S. has led the Microelectronics era for the past half century»).

(DoD)

FCRP (http://fcrp.org/member/about/mission_statement.asp),

-CMOS (CMOS). [4]

: «

».

(SEMATECH ...).

International Technology Roadmap for Semiconductors (ITRS) [5]

(...1).

«Nanoelectronics era» [3],

50 (4,5 ...).



Emerging Research Devices Working Group

- ◆ Hiroyuki Akinaga
- ◆ Tetsuya Asai
- ◆ Yuji Awano
- ◆ George Bourianoff
- ◆ Michel Brillouet
- ◆ Joe Brewer
- ◆ John Carruthers
- ◆ Ralph Cavin
- ◆ U-In Chung
- ◆ Philippe Coronel
- ◆ Erik DeBenedictis
- ◆ Simon Deleonibus
- ◆ Kristin De Meyer
- ◆ Mike Forshaw
- ◆ Michael Frank
- ◆ Christian Gamrat
- ◆ Mike Garner
- ◆ Dan Hammerstrom
- ◆ Shigenori Hayashi
- ◆ Toshiro Hiramoto
- ◆ Dan Herr
- ◆ Mutsuo Hidaka
- ◆ Jim Hutchby
- ◆ Yasuo Inoue
- ◆ Adrian Ionescu
- ◆ Kohei Itoh
- ◆ Seiichiro Kawamura
- ◆ Rick Kiehl
- ◆ Tsu-Jae King Liu
- ◆ Hiroshi Kotaki
- ◆ Nety Krishna
- ◆ Zoran Krivokapic
- AIST
- Hokkaido U.
- Fujitsu
- Intel/SRC
- CEA/LETI
- U. Florida
- PSU
- SRC
- Samsung
- ST Me
- SNL
- LETI
- IMEC
- UC London
- AMD
- CEA
- Intel
- PSU
- Matsushita
- U. Tokyo
- SRC
- ISTEK
- SRC
- Renesas Tech
- ETH
- Keio U.
- Selete
- U. Minn
- U. C. Berkeley
- Sharp
- AMAT
- AMD
- Phil Kuekes
- Lou Lome
- Hiroshi Mizuta
- Murali Ramachandran
- Fumiyuki Nihey
- Dmitri Nikonov
- Wei-Xin Ni
- Tak Ning
- Kwok Ng
- Lothar Risch
- Dave Roberts
- Kaushal Singh
- Kentaro Shibahara
- Sadas Shankar
- Thomas Skotnicki
- Satoshi Sugahara
- Shin-ichi Takagi
- Luan Tran
- Ken Uchida
- Yasuo Wada
- Rainer Waser
- Frans Widdershoven
- Jeff Weiser
- Philip Wong
- Kojiro Yagami
- David Yeh
- In-Seok Yeo
- Makoto Yoshimi
- In-K Yoo
- Peter Zeitzoff
- Yuegang Zhang
- Victor Zhirnov
- HP
- IDA
- U. Southampton
- Freescale
- NEC
- Intel
- NDL
- IBM
- SRC
- In fineon
- Air Products
- AMAT
- Hiroshima U.
- Intel
- ST Me
- Tokyo Tech
- U. Tokyo
- Micron
- Toshiba
- Waseda U.
- RWTH A
- NXP
- NRI/IBM
- Stanford U.
- Sony
- SRC/TI
- Samsung
- SOITEC
- SAIT
- Freescale
- Intel
- SRC

2 ERD ITRS 2007 ITRS Winter Conference – Makuhari, Japan – 5 December 2007

1.

SEMATEC ITRS [5].

2.

2 V_{dd}

2007 : 1) Intel 45

; 2) Toshiba (2007) 32 10

$10^{11} / ^2$; 3) Samsung DARPA NSF 33

(DRAM) $10^{11} / ^2$ [6]. 2015

« » 180

STMicroelectronics.


() «

» (

809 26.11.2007),

90 45

2011 2015 ,



.2.

V_{dd}

CMOS –

:)

c) (;)

ITRS-2006, [5]).

3-4

«

» ().

3.

()

«

» (deep-sub-voltage nanoelectronics)

[7-9].

(

10^{11} - 10^{12} $V_{dd} \leq 0,25$ 2008

10^{10} 10^{10}

« 10^{10} - 10^{10} »,

(

$p_{err} \sim 10^{-25}$).

s

W

[10,11]:

$$W \sim (V_{dd}/s)^2.$$

(1)

$W = 100 \mu\text{m} / V_{\text{dd}}^2 (V_{\text{dd}} = 1 \text{ V}),$
 $W = \text{const} (100 \mu\text{m} / V_{\text{dd}}^2)$
 $V_{\text{dd}} = 0.5 \text{ V},$ $W = \text{const} V_{\text{dd}},$ V_{dd}
 s^2
 $V_{\text{dd}} \ll 10^{10} - 10^{10} \mu\text{s}^2$
 $f_{\text{err}} = 1/V_{\text{dd}},$ $V_{\text{dd}} = 0.3-0.4$ [11].

CMOS $V_{\text{dd}} \leq 0.3$
 [12]. [13] CMOS $V_{\text{dd}} = 180 \text{ mV}$.
 $10^{11} - 10^{12} \text{ s}^{-2}$
 V_{dd}

(probabilistic)
 $0.5 < p < 1.$
 [14] ~ 400 $p = 0.95$

Intel, DARPA
 Institute for Sustainable Nanoelectronics, [14]


(fault tolerant devices)

$\sim 10^{12}$ (50
 $p_{\text{err}} = 10^{-4}$) 90% 10 [15]. $V_{\text{dd}} = 0.27$
 $p_{\text{err}} = 10^{-4} = 300$, $p_{\text{err}} = \exp(-CV_{\text{dd}}^2/2 k_B)$,
 $C = 10^{-18}$. [16].


2005-2007 (Kish L.B) ([17]).

[17]

$(p_{\text{err}} = 0.5, 1, 1 k_B T / \dots)$.
 $\sim k_B T \ln 2 /$ [18]. [20],
 $= 300$ 1 .
 $\sim 10^2$ [20].
 [19],
 .3



3. , 1 : a) 1988
 [21];) [17,18];) CMOS [18];) - -
 300 ($k_B \ln 2$).
 , 1 . 4.
 ,
 . CMOS- $V_{dd} \quad k_B T/q \quad 0,1 \quad (300, \quad =2-4)$ [19].
 [23],
 1D- [24], [25],
 (low-sub-threshold swing tunnel transistors) $V_{dd} \quad 0,2$ [22], .
 [26], () [27],
 (crossbar), 3D- [28]. - ,
 , - (brain-machine interfaces) . NRI [3]



4.

(. 4); ()
 (- ,
 (RFID),
 « »; () <1²
 10¹¹-10¹² -2 () ()
 , ~10⁴-10⁵, () 2-10
 100 -200 .
 (10¹² -2)
 (crossbar) [6],
 CMOS [28].
 « »[29]
 [2],
 «
 » - -
 , ,
 ,
 (,).

4. ()
 1965 [1]
 ,
 01005 (400 200 200) C > 0,01
 W C - E,
 1970-2007 .
 V_{dd} , 10 1 .
 F_{max} , k V_{dd}
 c 1) δ_C :

$$V_{dd} = F_{max} (k \cdot \rho / \delta_C)^{1/2} = F_{max} k \rho / \delta_C, \quad (2)$$
 $\rho = 8.85 \cdot 10^{-12} / .$
 [30,31],
 $V_{dd} - (\delta_C) -$
 $d = V_{dd} / F_{max} \sim 1-1,5 .$
 k (, ZrO₂, HfO₂,) $\delta_C > 15 / ^2,$

d , k , F_{max} , [32].

$V_{dd} = 1,5 - 1$ «Murata»
 01005 $C_{max} = 0,01$ $V_{dd} = 6,3$ ($0,6$ / 3 ,
 δ_C 12 / 2) [33].
 $V_{dd} - (\delta_C)$ (d).

, >1 / 3 $\delta_C > 50$ / 2 .
 $1/f$,
 ($0,1$),
 , β -
 . . [30,31].

(δ_C)
 (3D- 2D-).
 δ_C 10-20 [9].

[30,31]

, , RFID, ,
 () -

() / ().
 , δ_C ρ 1-2

/ - ,
 () , [34,35]

- . /
 [36,37].

(, Γ α -AgI)
 (Ag^+ α -AgI).

/
 e/V $0,3 \cdot 10^{-18}$, $e = 1,6 \cdot 10^{-19}$ V
 $3 \cdot 10^{14} - 2$

$\delta_C \sim 100$ / 2 .
 $\sim 10^3$ / 2 ,

[38],

: 1 85-180 °C δ_C 100 / 2 , >10 / 3 ,

(Samsung, TDK, Murata) [30,31].

[37],

[36]

: (1) on-board

, 85-100 °C,

(2) (150 °C), (3)
 (150 °C)
).

5.

1996-1998 .
 [39-43],

NNI . NNI

$$= \prod_i \phi_i, \quad (3)$$

– « » (ϕ_1), « » (ϕ_2), « » (ϕ_3),
 « », « », « » .
 ϕ_1 . 0, = 0. 10
 NNI , , ~ 30 \$ (,
), $\phi_1 = 30$ \$, $\phi_2 = 10$.
 NNI $\phi_2 \approx 15$.
 () : $\phi_1 = 0$ \$, $\phi_2 = 0$.
 « - ... » - . 2007 ,

« . , , :
 130 . . , . , ,
 , , » () . « , »
 () [44,45]. , , ,

, - $\phi_2 = 0$? , « » .
 - [46,47],
 , (-)

[30, 31]:

$$B = \sum_j N^j \cdot A^j \cdot S, \quad (4)$$

B – , j – , N^j – ; A^j –
 ; S – , ,

(RFID)

, . . . S 0.25. , 2006-2016 . RFID 10
 $N^1 \cdot A^1 \sim \$ 26$. , ~20 %

- (ϕ_3)
- 2008 480 \$ (3-
-).
- ~10% (\$).
- [1] **Moore G.E.** Cramming more components onto integrated circuits // Electronics 1965. V.38. P. 114-117.
- [2] . . . XXI // 2002. 4.
- [3] **Welser J.J., Bourianoff G.I., Zhirnov V.V., Cavin R.K.** The quest for next information processing technology // J. Nanoparticle Research 2008. V.10. NO. 1. P. 1-10.
- [4] . . . // 2007. 5. .29-31.
- [5] <http://www.itrs.net/home/html>
- [6] **Green J.E.** . A 160-kilobit molecular electronic memory patterned at 10^{11} bits per square centimetre // Nature 2007. V.445. P.414-417.
- [7] http://en.wikipedia.org/wiki/Deep-sub-voltage_nanoelectronics
- [8] **Despotuli A.L., Andreeva A.V.** Applied nanoionics of advanced superionic conductors // 3-rd Int. Conf. on Micro-Nanoelectronics, Nanotechnology & MEMs (Micro&Nano 2007) Athens, Greece 18 – 21 November 2007. Abstracts. P. 64.
- [9] . „ . „ . . : // « – 2007». 28-30 2007. . .93-95.
- [10] **Cerofolini G.F.** Realistic limits to computation. I. Physical limits // Appl. Phys. A 2007. V.86. P. 23-29.
- [11] **Kish L.B.** End of Moore's law: thermal (noise) death of integration in micro and nano electronics // Phys. Lett. A. 2002. V.305. P.144 -149.
- [12] **Zhai B., Blaauw D., Sylvester D., Flautner K.** Theoretical and practical limits of dynamic voltage scaling // Design Automation Conference 2004. P. 868-873.
- [13] **Wang A., Chandrakasan A.** A 180-mV subthreshold FFT processor using a minimum energy design methodology // IEEE J. Solid-State Circuits 2005. V. 40. P. 310-319.
- [14] **Chakrapani L.N.B., George ZJ., Marr B., Akgul B.E.S., Palem K.V.** Probabilistic design: a survey of probabilistic CMOS technology and future directions for terascale IC, in book "VLSI-SoC: research trends in VLSI and systemson chip" (book series IFIP International Federation for Information Processing). Springer. Boston. 2008. P. 101-118.
- [15] **Sadek A.S., Nikolie K., Forshaw M.** Parallel information and computation with restitution for noise-tolerant nanoscale logic networks // Nanotechnology 2004. V.15. P. 192 -210.

- [16] **J.von Neumann** Probabilistic logics and the synthesis of reliable organisms from unreliable componens. In Automata Studies (C.E. Shannon and J. McCarthy, eds.), P. 43-98. Princeton Univ. Press. N.J. 1954.
- [17] **Kish L.B.** Termal noise driven computing // Appl. Phys. Lett. 2006. V. 89. P.144104
- [18] **Cavin R.K., Zhirnov V.V., Herr D.J.C., Avila Alba, Hutchby J.** Research directions and challenges in nanoelectronics // J. Nanoparticle Research 2006. V.8. P.841-858.
- [19] **Meindl J.** Low power microelectronics: retrospect and prospect // Proc. IEEE 1995. V.83. NO.4. P.619-635.
- [20] **Kish L.B.** Moore's law and the energy requirement of computing versus performance // IEE Proc.-Circuits Devices Syst. 2004. V. 151. NO.2. P.190-194.
- [21] **Keyes R.W.** Miniaturization of electronics and its limits // IBM J. Res. Develop. 2000. V. 44. #1/2. P. 84-88.
- [22] **Zhang Q., Zhao W., Sebaugh A.** Low-subthreshold-swing tunnel transistors // IEEE Electron Device Letters 2006. V.27. NO.4. P.297-300.
- [23] **Xuan Y., Wu Y.Q., Shen T., Qi M., Caparo M.A., Cooper J.A., Ye P.D.** Atomic-layer-deposited nanostructures for graphene-based nanoelectronics // Appl. Phys. Lett. 2008. V.92. P.013101.
- [24] **Ma R.-M., Dai L., Huo H.-B., Xu w.-J., Qin G.G.** High-performance logic circuits constructed on single CdS nanowires // Nano Letters 2007. V.7., No.11., P.3300-3304.
- [25]
- ()// 2007. 4 (12). . 88-98.
- [26] **Zhirnov V., Cavin R., Leeming G., Galatsis K.** An assessment of integrated digital cellular automata architectures // Computer (IEEE Computer society) 2008. V.41. No.1. P.38-44.
- [27] **Snider G.S.** Self-organized computation with unreliable, memristive nanodevices // Nanotechnology 2007. V.18. P.365202.
- [28] **Likharev K.K.** Hibrid semiconductor/nanoelectronics circuits: freeing advanced lithography from the alignment accuracy burden // J. Vacuum Sci. & Tech. B 2007. V. 25. No. 6. P. 2531-2536.
- [29] , 2004.
- [30] 0.5- // 2007. 7. .24-29.
- [31] // - 2007. 11 (88). .38-46.
- [32] **Karan N.K., Saavedra-Arias J.J., Perez M., Thomas R., Katiyar R.S.** High energy density metal-insulator capacitors with Ba[(Ni_{1/2}, W_{1/2})_{0.1} Ti_{0.9}]O₃ thin films // Appl. Phys. Lett. 2008.V.92. P.012903.
- [33] **Nakagawa K.** Needs for 01005-style parts drive mounting, packaging gains // AEI Dempa Pablication, Inc. 2007. P.37.
- [34] **Despotuli A.L., Andreeva A.V.** Double-layer thin-film supercapacitors for nano-electro-mechanical systems (NEMS) // Proc. IARP International Workshop "Micro Robots, Micro Machines, Micro Systems", Moscow, April 24-25. 2003. P. 129-141.
- [35] () (1)// . 2003. 11. . 2-10.
- [36] **Andreeva A.V., Despotuli A.L.** Interface design in nanosystems of advanced superionic conductors // Ionics.2005. V.11. .1&2.P. 152-160
- [37] **Despotuli A.L., Andreeva A.V., Rambabu B.** Nanoionics of advanced superionic conductors // Ionics 2005. V. 11. P. 306 -314.

- [38] *Despotuli A.L., Nikolaichik V.I.* A step towards nanoionics // Solid State Ionics 1993. V.60. P. 275-278.
- [39] *Bate R. T., Reed M. A., Frensley W. R.* Nanoelectronics // Final Technical Report, 15 Jun. 1984 - 14 Jun. 1987. Texas Instruments, Inc., Dallas (Publication Date: 08/1987).
- [40] *Bate R., Frazier G., Frensley W., Reed M.* An overview of nanoelectronics // Texas Instruments Technical Journal. July-August 1989. P. 13-20.
- [41] *Bate R. T.* Nanoelectronics // Nanotechnology 1990. V.1. P.1-7.
- [42] *Frazier G.* An ideology for nanoelectronics // in Concurrent Computations: Algorithms, Architecture, and Technology. Plenum Press. N.-Y. 1988.
- [43] *Randall J.N., Reed M.A., Frazier G.A.* Nanoelectronics: Fanciful physics or real devices? // J.Vac.Sci.Technol. B 1989. V. 7(8). P. 1398-1404.
- [44] <http://www.polit.ru/science/2008/01/17/zubkov.html>
- [45] <http://qal.ru/economy/n7037>
- [46] http://www.nanometer.ru/2007/12/21/ras_5470.html
- [47] <http://www.slideshare.net/onexim/nano-part2/>

()
 (<http://www.wired.com/>) (<http://www.physorg.com>) Published: 09:44 EST, February 04, 2008

New Super-Efficient Chip Could Run on Body Heat

MIT electrical engineer Anantha Chandrasakan and graduate students Joyce Kwong, Noveen Verma and Yogesh Ramadass have developed a microchip that could be 10 times more energy-efficient than current technology. The key to the improvement in energy efficiency was to find ways of making the circuits on the chip work at a voltage level much lower than usual.

While most current chips operate at around one volt, the new design works at just **0.3** volts. Reducing the operating voltage, however, is not as simple as it might sound, because existing microchips have been optimized for many years to operate at the higher standard-voltage level. "Memory and logic circuits have to be redesigned to operate at very low power supply voltages," Chandrakasan says.

One key to the new design, he says, was to build a high-efficiency DC-to-DC converter-which reduces the voltage to the lower level-right on the same chip, reducing the number of separate components. The redesigned memory and logic, along with the DC-to-DC converter, are all integrated to realize a complete system-on-a-chip solution.

A new chip uses so little power, it could enable sensors, communication devices and other gadgets that run on body heat and movement alone. **There may also be a variety of military applications in the production of tiny, self-contained sensor networks that could be dispersed in a battlefield.**

The chip uses 70 percent less voltage than current chip technologies. It could lead to an order-of-magnitude increase in energy efficiency for electronics in the next five years, said the MIT researchers who developed the new technology. "It will extend the battery lifetime of portable devices in areas like medical electronics," said Anantha Chandrakasan, a professor of electrical engineering at MIT. "When you look at the digital processor, the fact is that we may be able to reduce the energy needed by 10 times."

Better circuit design and batteries have already led to smaller, more-mobile electronics. But changing a battery is not an option for many medical and military devices. **Military researchers at DARPA, which helped fund the MIT work,** are keen to increase the lifespan of these technologies or even eliminate the need to charge them. **Military strategists imagine these types of low-power chips could be used in the battlefield, particularly in body and environmental sensors.** Among more mundane uses, Nokia is looking at low-voltage chips for use in cellphones and computers. Intel also has a low-power-chip research unit.

Designing a low-voltage chip is complicated, because transistors -- the bases of chips -- use voltage changes to switch on and off. Increase the voltage to the system, and the transistor eventually hits its threshold and switches on. Decrease it, and the transistor switches off. That ability is what allows it to store the binary information -- the 1's and 0's -- that forms the basis of computing.

But at low voltages, variations introduced during transistor production can cause errors. "When you scale voltages, the first thing to break is memory on a chip," Chandrakasan said. "You have to redesign the memory and logic so you can handle the variation." Working with scalable energy voltages, he said, required a whole suite of design techniques, including a fundamental change in the memory cell from six transistors to eight. The researchers think medical devices like pacemakers and **various military applications** could use the new chip within five years.

Decreasing power consumption is the key to unleashing medical technologies on the battlefield, said Barry Perlman, associate director for technology at the Army's Communications Electronics Research and Development Center at Fort Monmouth, New Jersey. **"Sensors that are involved in monitoring the soldier's health, managing blood flow or heart rate, or measuring the thermal profile of the soldier --** there's no question all of this is very, very important," Perlman said. "But it's not realistic unless the power requirement associated with them is really low."

The power requirements for sensors attached to the body could be reduced to near zero, Chandrakasan said. The body's heat and movement could generate the microwattage necessary to power the devices. The researchers designed their proof-of-concept chip with researchers at Texas Instruments, using a standard semiconductor-fabrication process.

The major trade-off for the lower power usage is raw speed, said Connie Brown, spokeswoman for Intel's mobile platforms. Intel's newest mobile platform, SilverThorne, cuts power consumption to less than 2 watts. That's less than one-fifth of any previous offerings and one-eighth the power draw of ballyhooed products like the MacBook Air's new chip, which draws 17 watts. The MIT team's chip uses between 1 and 100 microwatts.

While a couple of watts in energy savings might not be a big deal to consumers with access to the power grid, Perlman said soldiers often have to carry all the power for their battlefield communications devices -- which are about 10 times bigger than typical cellphones. **"You can start to imagine how power becomes a very, very important parameter to the soldier,"** he said.




Fig.1. Minimum V_{dd} for recently reported designs. SRAMs provide V_{dd} the primary barrier to low-voltage operation [***].

[***] **Verma N., Kwong J., Chandrakasan A.P.** Nanometer MOSFET variation in minimum energy subthreshold circuits // IEEE Trans. on Electron Devices, 2008. V.55. NO.1. P. 163-174.